The advantages of using massive software parallelism in EDA

Physical design and verification is a computationally expensive proposition — one that cannot be efficiently done unless each step of the design is able to efficiently leverage a large number of CPU cores to accelerate computation.

A new class of EDA applications based on a streaming architecture is now available that can linearly scale across a large number of CPU cores.

The ability to turn around designs in the fastest time possible will provide advantages to both the integrated circuit (IC) designer and the EDA vendor.

Read all about it here.

TECH PAPER
1. FPGA Design Methods for Fast Turn Around

TECH PAPER
2. Multi-Voltage Design Flow with Olympus-SoC

TECH PAPER
3. Realizing ESL with Scalable Transaction Level Models

TECH PAPER
4. Adaptability Breeds Success in IP Development