Newsletter

EDA DesignLine  >  News

Cadence and Mentor Enhance Open Verification Methodology





EDA DesignLine

Venice, Florida — Cadence Design Systems, Inc. and Mentor Graphics Corp. announced an enhanced release of the source-code library and user documentation for the Open Verification Methodology (OVM), an open, interoperable, SystemVerilog verification methodology. These enhancements are the result of feedback from the growing user community at the OVM World site (ovmworld).

The Open Verification Methodology, based on IEEE Std. 1800-2005 SystemVerilog standard, is the first open, language-interoperable, SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows.

Distributed under the standard open-source ApacheTM 2.0 license, the OVM source code, usage examples, and documentation may be downloaded free of charge from OVM World. In its first month, this site has gathered more than 1,700 registered users representing more than 700 companies. Registration allows users to download and to participate in an online forum in which they can share information, ask questions of OVM technologists, and propose ideas for enhancements to the library and methodology.

Designers will be able to learn more about the OVM and its applications at the Design and Verification Conference and Exhibition (DVCon) in San Jose Feb. 19-21. OVM World activities sponsored by Mentor Graphics and Cadence include a Tuesday morning tutorial, a Wednesday evening cocktail reception, a Thursday morning technical session, and a Thursday lunchtime user panel. Details of these events can be found at the OVM World Web site.

Users will have the chance to meet at a series of worldwide seminars over the upcoming months. These free seminars, jointly sponsored by Cadence and Mentor Graphics, will be held at more than a dozen locations in North America, Europe and Asia. A complete list of locations and dates with registration instructions may be found at the site references above. A follow-up OVM World event is planned for the 2008 Design Automation Conference (DAC) to be held June 8-13 in Anaheim, Calif.

 






Cadence Design Systems
Mentor Graphics
Related Content

WEBINAR
1. Webinar 1: Verification of Complex Analog Designs

WEBINAR
2. Accurate Verification of Next-Generation Custom Digital SoC and Memories in 65/45nm Technologies

WEBINAR
3. Verification of Next-Generation Mixed-Signal Communication SoC In 65/45nm Technologies

WEBINAR
4. Webinar 3: Verification of Next-Generation Wireless SoC and Systems in Package

 

 Featured Jobs
T-Mobile seeking Senior Facilities Engineer in Bellevue, WA

Protingent Staffing seeking Quality Engineer in Irvine, CA

Broadcom seeking Principal Packaging Engineer in Irvine, CA

ITT Corporation seeking Systems Engineer in Thousand Oaks, CA

Comverge, Inc. seeking Senior Firmware Engineer in Norcross, GA

More jobs on EETimesCareers
 Sponsor
 CAREER CENTER
Ready to take that job and shove it?
SEARCH JOBS:

 SPONSOR

 RECENT JOB POSTINGS
For more great jobs, career related news, features and services, please visit EETimes' Career Center.