Newsletter

EDA DesignLine  >  Products

KEMET makes capacitor models available on the Simetrix/Simplis and Mentor Graphics simulation tools





Courtesy of Power Management DesignLine Europe

Winchester, UK - KEMET Corp., (Greenville, South Carolina, USA) has released its full line of capacitor models to the SIMetrix/SIMPLIS simulation software, which allows signal Integrity, power Integrity, and board design engineers to model the decoupling scheme of a printed circuit board.

The complete range has also been released to the Mentor Graphics simulation software products: HyperLynx 8.0 Power Integrity and HyperLynx Signal Integrity. KEMET's new low ESR and low ESL polymer products are specifically designed for the high speed processor board level decoupling applications.

Using the simulation tools allows design engineers to model the time-domain and frequency behaviour of Aluminium, Film, Ceramic, and Tantalum SMD capacitors manufactured by KEMET. Utilising the new tools will make it easier to ascertain the most appropriate devices for a given application and help shorten time-to-market for customer products.

KEMET also offers Simulation Program for Integrated Circuits Emphasis (SPICE) modelling software which is available for download from its website. SPICE is a freeware product that aids design engineers by analysing the performance of capacitors.

"KEMET's goal is to ensure that our models are included and compatible with the most accepted, demanding, and accurate of the simulation tools available. With these latest announcements we have completed a major step towards that goal," explained John D. Prymak, Director Advanced Applications, KEMET Electronics Corp. "Our focus continues to be on partnering with design engineers and helping to find the right capacitance solutions to accomplish their project's specific need," continued Prymak.

Related articles:

KEMET releases capacitor models for Mentor's HyperLynx 8.9 Power Integrity simulation tool

Mentor rolls power integrity analysis for PCBs

Power Integrity: Effective management of timing, power, and signal integrity



 






Related Content

TECH PAPER
1. FPGA Design Methods for Fast Turn Around

TECH PAPER
2. Multi-Voltage Design Flow with Olympus-SoC

TECH PAPER
3. Realizing ESL with Scalable Transaction Level Models

TECH PAPER
4. Adaptability Breeds Success in IP Development

 


 Featured Jobs
Accenture seeking Project Management Team Lead in Charlotte, NC

Accenture seeking Software Engineer in Salt Lake City, UT

Boeing Company seeking Software Engineer in Herndon, VA

Switch and Data seeking Customer Solutions Engineer in Dallas, TX

Chart Industries seeking Sr. Developer in Cleveland, OH

More jobs on EETimesCareers
 Sponsor
 CAREER CENTER
Ready to take that job and shove it?
SEARCH JOBS:

 SPONSOR

 RECENT JOB POSTINGS
For more great jobs, career related news, features and services, please visit EETimes' Career Center.